Abstract-In this paper we introduce a new type of Ring Oscillator PUF (RO-PUF) in which the inverters composing the ring oscillators can be supplied by independent voltages. This new RO-PUF can improve the reliability of the PUF in case of temperature variations.
I. INTRODUCTION
Physical Unclonable Functions (PUFs) use the physical structure of each device to generate a set of unique data which resembles the chip fingerprint. It is believed that Physical Unclonable Functions provide high security for hardware devices and can be used in crypto systems as key generators or to implement challenge-response authentication methods [1] . PUFs can act unreliably in presence of changes in the environmental conditions. Designing highly reliable PUFs is therefore necessary to allow crypto systems to work properly.
One interesting PUF design is the Ring Oscillator PUF (RO-PUF) [2] . Due to their compact and low overhead design, RO-PUFs are good candidates to be used in crypto systems characterized by tight constraints. In this work we suggest a new design for RO-PUFs, which uses independent supply voltages for the different inverters composing the ring oscillators. Our method improves reliability by decreasing the RO-PUF sensitivity to temperature variations.
II. MULTI-VOLTAGE RO-PUF
The RO-PUF architecture suggested in [2] is made of two nbit multiplexers, 2 counters, 1 comparator and n Ring Oscillators (ROs) (see Figure 1 ). Each ring oscillator contains an odd number of inverters connected in a loop; each ring oscillates with a unique frequency depending on the characteristics of each of its inverters, which variate unpredictably from cell to cell due to manufacturing variations. The two multiplexers select two ROs which are compared together (pair). The two counter blocks count the number of oscillations of each of the two ROs in a fixed time interval (comparison time). At the end of the interval, the outputs of the two counters are compared together. Depending on which of the two counters has the highest value, the output of the PUF is set to 0 or 1.
If the frequencies at which the ring oscillators oscillate are too high, the counters may not be able to count oscillations; therefore, there is a minimal number of inverters in every ring oscillator necessary to ensure a suitable oscillating frequency. This value depends on the technology but is typically in the order of 10 -20 inverters. We introduce a new version of RO-PUFs called multivoltage RO-PUFs. The basic scheme of our RO-PUF is shown in Figure 2 . In all ring oscillators, the inverters are grouped in C different columns. Inverters belonging to the same column always share the same supply voltage. This assumption guarantees that the PUF remains symmetric, so that gaining access to the voltage configuration does not give any useful information to an attacker.
The supply voltage of each column of inverters can be se-
.., V dd L and can be selected independently from the supply voltage of the other columns using PMOS switches. The supply voltages V dd 1 , ..., V dd L are selected within the technology range allowing direct communication between gates without requiring level shifters, so that inverters can communicate with each other safely. The multiplexers, the counters and the comparators operate always on typical supply voltage. Buffers (two inverters in series operating under typical voltage supply) are introduced at the output of every ring oscillator to guarantee fast signal transitions at the input of the multiplexers. The oscillation frequency of each RO depends on the delay of all the inverters composing it. If under one voltage configuration the first oscillator is faster than the second (the PUF outputs a 0), there is no guarantee that under another configuration the second oscillator is not faster than the first (the PUF may output a 1). In general, changing the supply voltage of some inverters composing a pair of ring oscillators increases or decreases their propagation delay in a roughly symmetrical way: if the supply voltage increases, the delay decreases and vice-versa according to a relation that can be found by simulation or approximated with a model [3] . Therefore, for a PUF using multiple voltage configurations with L voltage levels and C columns, each pair of ring oscillators can produce up to L C different results. This increase in output bits cannot be obtained by controlling the supply voltage of the entire PUF instead of controlling independently the supply voltage of each inverter column. As reported in [2] , by changing the supply voltage of a complete RO-PUF by 10% from the typical voltage, only 0.48% of the bits flip their value; however, when the supply voltages of the different columns are independently and randomly changed by the same amount, the outputs flip frequently. As an example, for 100 multi-voltage RO-PUFs with C = 11 and L = 2 (implemented in the UMC 90 nm standard-cell library), on average the output value of a single pair is equal to 0 in 55% of the configurations and equal to 1 in 45% (50 voltage configurations are chosen randomly among all 2 11 = 2048 possible configurations).
III. TEMPERATURE-RESISTANT RO-PUF
Temperature is one of the main operating conditions that can impact the reliability of a PUF [1] : increasing or decreasing the temperature of a RO-PUF can make some of its output bits flip due to the unequal effect of temperature variations on the two ring oscillators that are being compared.
Recently, several temperature-aware RO-PUFs have been suggested in literature. The two latest designs are [4] and [5] . Both designs increase the area of the system by adding an extra memory and a temperature sensor to the original design.
In this work, we introduce a new temperature-aware RO-PUF based on the multi-valued RO-PUF suggested in Figure 2 . The main idea is that when a pair of ring oscillators is selected, the voltage configuration of the ring oscillators is chosen so that the pair of ROs is guaranteed to work reliably across the whole temperature range. Compared to other existing methods, our solution does not require the presence of any temperature sensor and the design has a higher potential compared to the original RO-PUF to obtain 100% hardware utilization (each RO pair generates one output bit). Moreover, compared to [4] , the memory requirements in our design are lower.
The hardware architecture of our temperature-resistant PUF is shown in Figure 3 . When a pair is selected, a voltage configuration is read from a memory and used to supply the inverters composing the selected ring oscillators (through PMOS switches). Each pair is associated to a voltage configuration that guarantees reliable operation of the pair across the whole temperature range. Reliable configurations for each pair are pre-computed during the post-manufacturing testing of the PUF and stored in the memory. For a PUF with L voltage levels and C columns, each pair of ring oscillators can operate under L C different voltage configurations. While some of them are unreliable, some of these configurations guarantee reliable operation across the whole temperature range from 25 to 125 . It is most probable to find for each pair at least one voltage configuration out of the L C combinations that is resistant to temperature variations across the whole temperature range. A memory should put in correspondence each ring oscillator pair with a voltage configuration (see Table I ). With a basic implementation, the size of the memory in terms of bits can be estimated by:
2 where L is the number of supply voltages, C is the number of columns and R is number of ring oscillators. An example memory for a RO-PUF with C = 11, L = 2, R = 4 and MEM bits = 66 is shown in Table I . Since the entries are saved in a memory, they are potentially vulnerable to invasive and semi-invasive attacks. However, revealing the information in the memory does not give any extra information regarding the frequency of the two ROs in a pair and the RO-PUF has the same security as the solutions presented in previous temperature aware RO-PUFs such as [4] and [5] . 
